

1/25/00  
APT 34 AADT

09/582067  
430 Rec'd PCT/PTO 21 JUN 2000

5 Integrated Circuit with Reduced Parasitic Capacitive Influence  
and Method of Its Fabrication

INS. A1

The invention relates to an integrated circuit with reduced parasitic capacitive influence and to a method of its fabrication.

10

The reduction of parasitic capacitive influence is of ever increasing significance particularly in modern CMOS technologies. If integrated circuits are being realized by bipolar technologies, substrate-inherent capacitive and ohmic losses of inductances or other passive circuit elements may be kept low by the use of high-ohmic or semi-insulating substrates. It <sup>must</sup> ~~not~~, however, be assumed that CMOS technologies are preferred because of lower costs, low power consumption and small dimensions.

15

INS. A2

The integration of passive elements, such as, for instance, inductances constitutes a pressing necessity, particularly for realizing monolithic RF transceiver switching circuits on silicon substrates. In the GHz range impedance matching for which such passive elements are necessary. If CMOS technologies satisfy the requirements for fabricating RF transceivers for cellular systems or LAN, this means, however, that because of the usually used low-ohmic Si substrates (typically 1 - 10  $\Omega\text{cm}$ ) the desired high qualities of the inductances cannot be attained a priori. Optimizing these passive components, above all, is a matter of maximizing the quality factor by minimizing resistance losses and capacitive parasitics. Substrate-inherent losses may be reduced by removing the spiral path of the inductance as far as possible from the silicon substrate, for instance, by using, in a multi-layer conductor system, the uppermost layer(s) for the spiral so that, overall, a

20

25

30

09582067-062100

U.S. Patent 5,548,150 discloses a field effect transistor on a SOI substrate in which for the purpose of increasing the velocity a buried insulating layer is arranged below the active layers for forming the active elements. Further applications of specific SOI substrates fabricated by wafer bonding relate to the fabrication of integrated inductances. Since the silicon is removed in the area of the spirals, undesirable differences in height will result. In alternatives, porous (and, therefore, high-ohmic) Si is used in other embodiments for reducing parasitics.

Attorney Docket 000394(a)

velocity of field effect and bipolar transistor is brought about by reducing the direct capacitive coupling between the epitaxial Si island and the substrate by a thicker insulating layer.

A thick oxidized porous silicon layer on a p-silicon substrate is for planar inductances and other passive components is described by C. M. Nam et al. in "High Performance Planar Inductor on Thick Oxidized Porous Silicon Substrate", IEEE Microwave and guided wave letters, vol. 7, No. 8, pp. 236 seq. The thick insulating layer is formed as a large surface so that this substrate cannot be the starting point for a CMOS or CMOS compatible process. U.S. Patent 5,736,749 discloses an integrated circuit including an inductance. The inductance is formed above an area of porous silicon at least 200  $\mu\text{m}$  thick. That corresponds to a local high-ohmic substrate area. The use of a high-ohmic substrate is one of the essential possibilities to reduce parasitic capacitances. It is not available, however, at a large wafer diameter and requires additional technological processes for latchup suppression.

It is an object of the invention to propose an integrated circuit of  
20 reduced parasitic capacitive influences, and a method of its fabrication, in  
which the parasitic capacitive influences are reduced in respect of individual  
elements of the integrated circuit. Furthermore, the technological sequence  
for realizing the contact and conductor system of modern CMOS technologies  
is not to be adversely affected, and additional planarizing steps are not to  
25 become necessary.

Summary OF THE INVENTION

The object is accomplished by a partial insulating layer of a thickness of at least 5  $\mu\text{m}$  which is locally restricted to the area of specific passive elements of the integrated circuit and which is buried in the semiconductor substrate.

The losses arising from parasitic influences and which are dependent upon the specific electrical resistance of the silicon substrate used, are significantly reduced, so that the quality of an integrated inductance may be increased as a function of the selected thickness of the buried insulating layer by about 40 % and more, relative to planar inductances based on conventional CMOS.

The essential advantage of the insulating variant here proposed resides in the realization of the thick buried oxide realized free of stresses restricted to the area of but one subsequently formed passive element of the integrated circuit. In this manner, large differences in the structural heights and, therefore, complex planarizing measures are avoided in the subsequent technological process. Therefore, the process of fabricating strongly scaled CMOS or BiCMOS structures is not adversely affected by the necessity of inserting additional thick insulating layers between the spiral and the substrate to realize integrated inductances of high quality. The fabrication of integrated circuits in accordance with the invention is accomplished by the following steps

- ▶ masking of the surface of the silicon wafer,
- ▶ forming moats and ribs by anisotropic etching,
- ▶ an optional sacrificial oxidation, i.e. a partial anoxidation of the ribs followed by oxide removal for optimizing the ratio between the widths of the ribs and the moats,
- ▶ total oxidation of the ribs to silicon oxide and at least filling of the moats adjacent to the surfaces by precipitating silicon dioxide,
- ▶ CMOS process or CMOS-compatible silicon process for the fabrication of the individual elements of the integrated circuit by utilization of the partial steps inherent in the given process for fabricating the elements of the integrated circuit, the passive elements of reduced parasitic influences being formed above the area of the buried thick oxide.

ART 34 APT

The advantage offered by the invention is that substrate-inherent losses of passive elements such as, for example, inductances, capacitances or resistances are significantly reduced. It is of particular advantage that all processes applied for fabricating the buried oxide area are CMOS compatible and thus do not include any unconventional method steps. Hence, established CMOS or CMOS compatible silicon technologies need not be modified, and a cost-efficient semiconductor substrate may be utilized. Especially in cases where CMOS technologies of structural dimensions of  $< .5 \mu\text{m}$  and very low ohmic substrates ( $< .1\text{-cm}$ ) are used for latchup suppression, the use of the buried local insulation for integrated inductances is advantageous. In these substrates the Q factor and the inherent resonance frequency may be increased by at least 100 %. The solution in accordance with the invention may in general be applied to all other passive elements of an integrated circuit such as, in particular, resistances, capacitances, conductors and bonding pads which are also subject to parasitic capacitive influences.

### DESCRIPTION OF THE DRAWINGS

The characteristics of the invention are not only apparent from the claims but also from the description and the drawings, protection being sought for elements constituting patentable embodiments by themselves or as subcombinations. Embodiments of the invention will hereinafter be explained in greater detail.

In the figures:

Fig. 1 is a schematic top elevation of the structure of an inductance;  
Fig. 2 is a schematic cross-section of an inductance.

Fig. 1 is a schematic top elevation depicting the structure of an

inductance as part of an integrated circuit in accordance with the invention.

Fig. 2 schematically depicts a cross-section of the inductance. The integrated

B

inductance consists of an upper metal plane 1 for realizing a spiral, an insulating layer 2, a lower metal plane 3 for forming a contact of the internal connection 10, an insulating layer 4, a field oxide layer 5, a channel stop layer 6, a <sup>buried</sup> ~~buried~~ thick local insulating layer 7 as well as a semiconductor substrate

5 8. The field oxide layer 5 as well as the channel stop layer 6 are disposed only outside of the area of the integrated inductance. The buried thick local insulating layer 7 is arranged within the area of the inductance below the metal layers 1 and 3.

10 For fabricating the inductance, moats of a depth of about 10  $\mu\text{m}$ , but at least a depth of 5  $\mu\text{m}$ , are formed by anisotropic etching in a silicon wafer by means of an etching mask in the area of an integrated inductance to be formed in the subsequent process, i.e. alternating moats and ribs are being formed. The width of the ribs and moats is selected such that during

15 subsequent transformation of the ribs into silicon oxide by a thermal oxidizing process the moats are closed by for a residual width of about 100 nm to 300 nm. Because of the increase in volume, ribs of a width of .8  $\mu\text{m}$  and moats of a width of 1.2  $\mu\text{m}$  will yield residual moats of a width of about 150 nm to 200 nm following total oxidation. Optionally, the ratio of the width of ribs and

20 moats may be precisely realized by a preceding sacrificial oxidation or partial anoxidation of the ribs followed by removal of the oxide for reducing the width of the Si ribs and enlarging the width of the moats. The entire array of parallel moats and ribs is surrounded by a moat which is wider by about 25 %. This

25 moats prevents prestresses, particularly at the ends of the long Si ribs during their transformation. The residual moats remaining after total oxidation are closed completely, at least near their surface, by a subsequent precipitation of silicon dioxide, for instance by a CVD process. This sequence results in a thick buried insulating layer 7 the thickness of which is defined by the depth of the etched moats. The cavities remaining in the middle area of this oxide

30 region offer the additional advantage of an effectively reduced dielectric constant. Removal of the CVD oxide layer from the surface and of the

09582067 062100

B

etching mask for etching the moats is followed by the appropriate CMOS or CMOS compatible silicon process. Alternatively, the etching mask may be partially or completely removed prior to oxidation of the ribs. The integrated inductance is realized above the buried thick insulating layer 7 by using the contact and conductor system present in the CMOS process.

An integrated circuit of reduced parasitic capacitive influences and a method of its fabrication have been set forth by the present invention on the basis of a concrete example. It is to be noted, however, that the present invention is not limited to the details of the embodiments in the description as changes and mutations are being claimed within the scope of the claims. An insulating layer locally restricted to the area of the elements of the integrated circuit and buried in the semiconductor substrate is not only suitable for fabricating an integrated inductance, but also other elements of the integrated circuit, in particular further passive components such as resistors and capacitors as well as conductors and bonding pads.

5

10

15

20

25

30